Electrical transmission or interconnection systems – Nonlinear reactor systems – Parametrons
Patent
1990-08-17
1991-12-10
Hudspeth, David
Electrical transmission or interconnection systems
Nonlinear reactor systems
Parametrons
307443, 36518903, 371 211, G11C 700
Patent
active
050721380
ABSTRACT:
An integrated circuit having a normal operating mode and a special operating mode, such as a special test mode, is disclosed. The special test mode is enabled by a series of signals, such as overvoltage excursions at a terminal, rather than by a single such excursion, so that it is less likely that the special test mode is entered inadvertently, such as due to noise or power-down and power-up of the device. The circuit for enabling the test mode includes a series of D-type flip-flops, each of which are clocked upon detection of the overvoltage condition together with a particular logic level applied at another terminal; multiple series of flip-flops may be provided for multiple special test modes. In addition, sequential codes may be used for further security. Logic for evaluating both a sequence of codes received in parallel from a number of address terminals, and also a sequence of serial codes received at single address terminal, are disclosed. Additional features include the provision of a power-on reset circuit which locks out the entry into the test mode during power-up of the device. Acknowledgment of the entry into test mode is provided by the presentation of a low impedance at output terminals while the device is not enabled; chip enable of the device causes the device to exit the test mode. Once in test mode, the output enable terminal of the device can provide a chip enable function.
REFERENCES:
patent: 4601034 (1986-07-01), Sridhan
patent: 4654849 (1987-03-01), White, Jr. et al.
patent: 4719599 (1988-01-01), Natsui et al.
patent: 4812675 (1989-03-01), Goetting
patent: 4855621 (1989-08-01), Hoffmann et al.
patent: 4860259 (1989-08-01), Tobita
patent: 4942319 (1990-07-01), Pickett et al.
patent: 4951254 (1990-08-01), Ontrop et al.
patent: 4956818 (1990-09-01), Hatayama et al.
patent: 4965768 (1990-10-01), Takeuchi
patent: 4987325 (1991-01-01), Seo
patent: 4996672 (1991-02-01), Kim
McAdams et al., "A 1-Mbit CMOS Dynamic RAM With Design-For Test Functions", IEEE Journal of Solid-State Circuits (Oct. 1986), vol. SC-21, No. 5, pp. 635-642.
Shimada et al., "A 46-ns 1-Mbit CMOS SRAM", IEEE Journal of Solid-State Circuits (Feb. 1988), vol. 23, No. 1, pp. 53-58.
Coker Thomas A.
McClure David C.
Slemmer William C.
Anderson Rodney M.
Hudspeth David
Jorgenson Lisa K.
Robinson Richard K.
SGS-Thomson Microelectronics Inc.
LandOfFree
Semiconductor memory with sequential clocked access codes for te does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Semiconductor memory with sequential clocked access codes for te, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Semiconductor memory with sequential clocked access codes for te will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-1042998