Semiconductor memory with power-on reset controlled latched row

Details Semiconductor memory with power-on reset controlled latched row Semiconductor memory with power-on reset controlled latched row

1995-01-19

1996-06-11

Lane, Jack A.

Static information storage and retrieval

Powering

365227, 36523003, G11C 700

Patent

active

055263186

ABSTRACT:
An integrated circuit memory is disclosed which has its memory array divided into blocks, or sub-arrays. Between each sub-array is placed a row line repeater which communicates the row line from the row decoder, or from a prior sub-array, into the next sub-array. The row line repeaters are controlled according to a portion of the column address so that, after the entire selected row has been energized, those row line repeaters which are not associated with the selected sub-array will de-energize the row line at their output. The row line repeaters each include a latch, so that the row line repeater which is associated with the selected sub-array will maintain the selected row line energized. Various embodiments of the row line repeater circuit are disclosed. Further control of the row line repeaters from a power-on reset circuit is also disclosed. A dummy row line is also disclosed, which emulates an actual row line so that the time at which the selected row has been fully energized is more closely known. The dummy row line thus can control the time at which the unselected row line repeaters de-energize their outputs.

REFERENCES:
patent: 4104734 (1978-08-01), Herndon
patent: 4262340 (1981-04-01), Sasaki et al.
patent: 4446381 (1984-05-01), Dalrymple
patent: 4631707 (1986-12-01), Watanabe
patent: 4654849 (1987-03-01), White, Jr. et al.
patent: 4788454 (1988-11-01), Tanagawa et al.
patent: 4789967 (1988-12-01), Liou et al.
patent: 4797584 (1989-01-01), Aquti et al.
patent: 4860259 (1989-08-01), Tobita
patent: 4886984 (1989-12-01), Nakaoke
patent: 5115146 (1992-05-01), McClure
Shimada, H., S. Kawashima, H. Itoh, N. Suzuki, and T. Yabu: "A 46-ns 1-Mbit CMOS SRAM," IEEE Journal of Solid-State Circuits, vol. 23, No. 1, Feb. 1988, pp. 53-58.
McAdams, H., J. Neal, B. Holland, S. Inoue, W. K. Loh, and K. Poteet: "A 1-Mbit CMOS Dynamic RAM with Design-For Test Functions," IEEE Journal of Solid-State Circuits, vol. sc-21, No. 5, Oct. 1986, pp. 635-642.
Nogami, et al., "A 9-ns HIT-Delay 32-kbyte Cache Macro for High-Speed RISC", IEEE Journal of Solid State Circuits (Feb. 1990), vol. 25, No. 1, pp. 100-106.
Wang, et al., "A 21ns 32Kx8 CMOS SRAM with a Selectively Pumped P-Well Array", Digest of Technical Papers, 1987 IEEE International Solid-State Circuits Conference (IEEE, Feb. 1987), pp. 254, 255, and 415.
Sakurai, et al., "A Low Power 46 ns 256 kbit CMOS Static RAM with Dynamic Double Word Line", IEEE Journal of Solid State Circuits (Oct. 1984), vol. SC-19, No. 5, pp. 578-585.

Affiliated with

Also associated with

Rating

Semiconductor memory with power-on reset controlled latched row does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Semiconductor memory with power-on reset controlled latched row , we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Semiconductor memory with power-on reset controlled latched row will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-359129