Semiconductor memory with an improved dummy cell arrangement and

Details Semiconductor memory with an improved dummy cell arrangement and Semiconductor memory with an improved dummy cell arrangement and

1983-02-15

1987-10-27

Hecker, Stuart N.

Static information storage and retrieval

Read only systems

Semiconductive

365210, 365201, 371 10, 371 38, G11C 1700, G11C 2900

Patent

active

047034530

ABSTRACT:
In a read only semiconductor memory, signal lines such as data lines are subjected to an undesired parasitic capacitance which restricts the signal changing rate along the lines. The parasitic capacitance which is driven by a memory cell will become increasingly higher as the memory capacity is increased. According to the present invention, a differential sense amplifier is used to amplify the data signals which are read out of the memory cell. At the same time, a dummy cell is used to generate a reference potential which is to be referred to by the differential sense amplifier. In particular, a dummy cell arrangement is provided wherein each dummy cell includes at least two series-connected semiconductor elements to provide a predetermined dummy cell conductance to establish a reference value. Another aspect of the invention lies in the use of column switches between a common data line and data lines of the memory arrays for coupling only one data line at a time through the column switch to the sense amplifier. In addition, a built-in error-correcting-code circuit is provided which operates in conjunction with a selecting circuit so that memory cells delivering a predetermined set of data are spaced apart from one another by at least predetermined distances to reduce the likelihood of errors from immediately adjacent memory cells.

REFERENCES:
patent: 3644902 (1972-02-01), Beausoleil
patent: 3920976 (1975-11-01), Christensen et al.
patent: 4031524 (1977-06-01), Heeren
patent: 4342102 (1982-07-01), Puar
patent: 4345328 (1982-08-01), White
patent: 4417328 (1983-11-01), Ochii
patent: 4417339 (1983-11-01), Cantarella
patent: 4449203 (1984-05-01), Adlhoch
patent: 4456995 (1984-06-01), Ryan
patent: 4482984 (1984-11-01), Oritani
Srini, "Fault Location in a Semiconductor Random Access Memory Unit", IEEE Transactions on Computers, vol. C-27, No. 4, Apr. 1978, pp. 349-358.
Kuo et al, "Sense Amplifier Design is Key to 1-Transistor Cell in 4096 Bit RAM", Electronics, Sep. 13, 1973, pp. 116-121.

Affiliated with

Also associated with

Rating

Semiconductor memory with an improved dummy cell arrangement and does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Semiconductor memory with an improved dummy cell arrangement and, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Semiconductor memory with an improved dummy cell arrangement and will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-1276306