Static information storage and retrieval – Addressing – Sync/clocking
Reexamination Certificate
2007-05-29
2007-05-29
Nguyen, Viet Q. (Department: 2827)
Static information storage and retrieval
Addressing
Sync/clocking
C365S233500, C365S193000
Reexamination Certificate
active
10890934
ABSTRACT:
The invention relates to a semiconductor memory module having a plurality of memory chips arranged next to one another in a row. The memory module has a module-internal clock, command/address and data bus which transfers clock signal, command and address signals and also data signals from a memory controller device to the memory chips and data signals from the memory chips to the memory controller device. The memory module has respective clock, command/address and data signal lines. The clock signal lines comprise two differential clock signal lines which, at their end opposite to the memory controller device are either open or connected to one another by a short-circuiting bridge. The memory chips, during a write operation, synchronize the write data with the clock signal running from the memory controller device to the end of the clock signal line and, during a read operation, output the read data synchronously with the clock signal reflected from the open or short-circuited end of the clock signal lines.
REFERENCES:
patent: 6510503 (2003-01-01), Gillingham et al.
Jakobs Andreas
Kuzmenka Maksim
Ruckerbauer Hermann
Dicke, Billig & Czaja
Infineon - Technologies AG
Nguyen Viet Q.
LandOfFree
Semiconductor memory module does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Semiconductor memory module, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Semiconductor memory module will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3730631