Static information storage and retrieval – Format or disposition of elements
Patent
1997-09-30
1999-10-12
Phan, Trong
Static information storage and retrieval
Format or disposition of elements
365 63, 365207, G11C 502, G11C 506, G11C 702
Patent
active
059663154
ABSTRACT:
Disclosed is a semiconductor memory (18, 20, 100, 200) having a hierarchical bit line architecture including local bit lines (LBL.sub.1, LBL.sub.2) on a lower fabrication layer, coupled to memory cells (MC), and master bit lines (MBL) on a higher fabrication layer, each coupled to an associated sense amplifier (SA.sub.i). Local bit lines disposed in any given column are coupled to different numbers of memory cells, i.e., the local bit lines have different lengths (L1, L2) over the memory cells. A hybrid configuration is preferably employed in which one local bit line (LBL.sub.1) in a column is directly coupled via a switch (25.sub.1) to an associated sense amplifier, whereas the other local bit lines in the column (LBL.sub.2 -LBL.sub.4) are operatively coupled to the sense amplifier via the master bit line. The different local bit line lengths are preferably selected such that total bit line capacitance with respect to any of the memory cells is substantially equalized, thereby improving data retention time for the memory.
REFERENCES:
patent: 5757692 (1998-05-01), Suh
Hoenigschmid Heinz
Muller Gerhard
Braden Stanton C.
Phan Trong
Siemens Aktiengesellschaft
LandOfFree
Semiconductor memory having hierarchical bit line architecture w does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Semiconductor memory having hierarchical bit line architecture w, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Semiconductor memory having hierarchical bit line architecture w will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-658645