Static information storage and retrieval – Addressing – Sync/clocking
Reexamination Certificate
2006-05-23
2006-05-23
Yoha, Connie C. (Department: 2827)
Static information storage and retrieval
Addressing
Sync/clocking
C365S233500, C365S189040, C365S189050, C365S241000
Reexamination Certificate
active
07050353
ABSTRACT:
A refresh control circuit generates a refresh request in a predetermined cycle. A first burst control circuit outputs a predetermined number of strobe signals in accordance with an access command. A burst access operation is executed by an access command. A data input/output circuit successively inputs data to be transferred to a memory cell array or successively outputs data supplied from the memory cell array, in synchronization with the strobe signals. An arbiter determines which of a refresh operation or a burst access operation is to be executed first, when the refresh request and the access command conflict with each other. Therefore, the refresh operation and burst access operation can be sequentially executed without being overlapped. As a result, read data can be outputted at a high speed, and write data can be inputted at a high speed. That is, the data transfer rate can be improved.
REFERENCES:
patent: 4357686 (1982-11-01), Scheuneman
patent: 5557578 (1996-09-01), Kelly
patent: 5808959 (1998-09-01), Kengeri et al.
patent: 5875452 (1999-02-01), Katayama et al.
patent: 5901101 (1999-05-01), Suzuki et al.
patent: 5923595 (1999-07-01), Kim
patent: 6014339 (2000-01-01), Kobayashi et al.
patent: 6028804 (2000-02-01), Leung
patent: 6064627 (2000-05-01), Sakurai
patent: 6075740 (2000-06-01), Leung
patent: 6222767 (2001-04-01), Kendall et al.
patent: 6298413 (2001-10-01), Christenson
patent: 6324113 (2001-11-01), Tomita
patent: 6587389 (2003-07-01), De Paor et al.
patent: 2002/0060940 (2002-05-01), Tomita
patent: 2002/0145930 (2002-10-01), Bando
patent: 1 030 313 (2000-08-01), None
patent: 1 235 155 (2002-08-01), None
TC55V4326FF-167, -150-133 (TOSHIBA), Jul. 12, 2000; Toshiba Mos Digital Integrated Circuit Silicon Gate Cmos 131,072-Word By 32-Bit Synchronous Pipelined Burst Static Ram.
European Search Report, Aug. 13, 2004 for EP 02025813.
Fujioka Shin-ya
Okuyama Yoshiaki
Fujitsu Limited
Yoha Connie C.
LandOfFree
Semiconductor memory having burst transfer function does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Semiconductor memory having burst transfer function, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Semiconductor memory having burst transfer function will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3615982