Static information storage and retrieval – Floating gate – Particular connection
Reexamination Certificate
2008-10-23
2011-11-15
Nguyen, Tuan (Department: 2824)
Static information storage and retrieval
Floating gate
Particular connection
C365S185170, C365S149000, C365S150000
Reexamination Certificate
active
08059459
ABSTRACT:
Semiconductor memory having both volatile and non-volatile modes and methods of operation. A semiconductor storage device includes a plurality of memory cells each having a floating body for storing, reading and writing data as volatile memory. The device includes a floating gate or trapping latter for storing data as non-volatile memory, the device operating as volatile memory when power is applied to the device, and the device storing data from the volatile memory, as non-volatile memory when power to the device is interrupted.
REFERENCES:
patent: 4959812 (1990-09-01), Momodomi et al.
patent: 5519831 (1996-05-01), Holzhammer
patent: 6163048 (2000-12-01), Hirose et al.
patent: 6376876 (2002-04-01), Shin et al.
patent: 6657252 (2003-12-01), Fried et al.
patent: 6925006 (2005-08-01), Fazan et al.
patent: 7085156 (2006-08-01), Rerrant et al.
patent: 7118986 (2006-10-01), Steigerwalt et al.
patent: 7259992 (2007-08-01), Shirota
patent: 7361545 (2008-04-01), Li et al.
patent: 7447068 (2008-11-01), Tsai et al.
patent: 7609551 (2009-10-01), Shino et al.
patent: 7759715 (2010-07-01), Bhattacharyya
patent: 7760548 (2010-07-01), Widjaja
patent: 7777275 (2010-08-01), Lee
patent: 7898850 (2011-03-01), Min et al.
patent: 2005/0024968 (2005-02-01), Lee et al.
patent: 2005/0265079 (2005-12-01), Shirota
patent: 2006/0125010 (2006-06-01), Bhattacharyya
patent: 2008/0123418 (2008-05-01), Widjaja
patent: 2009/0147580 (2009-06-01), Lee
patent: 2009/0251966 (2009-10-01), Widjaja
patent: 2009/0316492 (2009-12-01), Widjaja
patent: 2010/0008139 (2010-01-01), Bae
patent: 2010/0246264 (2010-09-01), Widjaja
patent: 2010/0277982 (2010-11-01), Okhonin
patent: 2011/0042736 (2011-02-01), Widjaja
Han et al. Programming/Erasing Characteristics of 45 nm NOR-Type Flash Memory Based on SOI FinFET Structure. vol. 47. Nov. 2005, pp. S564-S567.
Headland. Hot electron injection, Feb. 19, 2004.
Okhonin et al. A SOI Capacitor-less 1T-DRAM Concept. 2001, pp. 153-154.
Ranica et al. Scaled 1T-Bulk devices built with CMOS 90nm technology for low-cost eDRAM applications. Pascale. mazoyer@st.com, 2004, pp. 128-129.
Cannon Alan W.
Law Office of Alan W. Cannon
Nguyen Tuan
Reidlinger Lance
Zeno Semiconductor, Inc.
LandOfFree
Semiconductor memory having both volatile and non-volatile... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Semiconductor memory having both volatile and non-volatile..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Semiconductor memory having both volatile and non-volatile... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-4300891