Semiconductor memory having an operation margin against a write

Static information storage and retrieval – Addressing – Sync/clocking

Patent

Rate now

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Details

365203, 365233, G11C 1134

Patent

active

050918893

ABSTRACT:
An address transition detecting circuit detects on address transition signal generated during the writing of input data into a static random access memory (SRAM) and generates an address detection signal as a monostable pulse of a predetermined length. A bit line precharge and equalize signals generating circuit generates, in synchronization with the address transition detection signal and an input signal on a write data line, a bit line precharge signal and bit line equalize signal which are supplied to their columns in memory. At a time of reading, the bit line precharge and equalize signals generating circuit supplies a high level potential to paired data lines to prevent a data entry from being made into the paired write data lines by a resetting operation. At a time of writing, a write data buffer circuit supplies complementary data to the paired write data lines and prevents a data signal entry from being made by a presetting operation onto the paired write data lines, for a predetermined period of time, in synchronization with the address transition detection signal. It is, therefore, possible to prevent an input signal entry for a predetermined period of time by a resetting operation and hence prevent a write error.

REFERENCES:
patent: 4272832 (1981-06-01), Ito
patent: 4872143 (1989-10-01), Sumi
patent: 4916668 (1990-04-01), Matsui

LandOfFree

Say what you really think

Search LandOfFree.com for the USA inventors and patents. Rate them and share your experience with other people.

Rating

Semiconductor memory having an operation margin against a write does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Semiconductor memory having an operation margin against a write , we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Semiconductor memory having an operation margin against a write will most certainly appreciate the feedback.

Rate now

     

Profile ID: LFUS-PAI-O-1897825

  Search
All data on this website is collected from public sources. Our data reflects the most accurate information available at the time of publication.