Static information storage and retrieval – Addressing – Particular decoder or driver circuit
Patent
1992-07-07
1995-02-28
Popek, Joseph A.
Static information storage and retrieval
Addressing
Particular decoder or driver circuit
36523008, 365233, 36518905, G11C 800
Patent
active
053943732
DESCRIPTION:
BRIEF SUMMARY
TECHNICAL FIELD
This invention relates to a semiconductor memory, and particularly, to a semiconductor memory having a high-speed address decoder for decoding an address signal and selecting a memory cell.
BACKGROUND ART
Semiconductor memories in recent years are required to have added high values such as a high access speed and various operation modes. For example, a dynamic random access memory (DRAM) has two operation modes, i.e., a normal read/write operation mode based on an external address signal and a refresh operation mode based on an internal address signal provided by an address counter disposed on a chip. The DRAM must speedily decode these address signals for the operation modes.
The DRAM comprises, for example, memory cells, sense amplifiers, a column decoder, a word driver, a row address buffer, a clock generator, a mode decision circuit, and a switching circuit.
A normal read/write operation of the DRAM will be explained. The clock generator provides a control signal, according to which an address latch circuit in a buffer cell latches an external address signal through an input terminal thereof. The mode decision circuit determines an operation mode, and according to the determination, data of the external address signal latched by the address latch circuit is transferred to a row decoder through an address bus. The row decoder decodes the transferred data and provides the word driver with the decoded address to select a word line. Next, a refresh operation will be explained. The clock generator similarly provides a control signal, according to which the address latch circuit of the buffer cell latches an external address signal supplied to the input terminal. The mode decision circuit determines an operation mode, and according to the determination, data of an internal address signal is transferred to the row decoder to similarly select a word line.
To reset the chip, a selected word line is reset at first according to a reset signal. Then, the clock generator 86 changes the control signal, and in response to the change, the mode decision circuit provides a mode signal of predetermined level, which causes the switching circuit to change switching control signals. As a result, signal lines of the address bus and then the decoded address are reset.
In this way, according to the conventional row-system controller, the external or internal address signal is provided to the address bus only after the mode decision circuit determines an operation mode according to row address and column address strobe signals and after the operation mode signals are set to a level indicative of the operation mode. Accordingly, the conventional semiconductor memory has problems of extending a decoding time and slowing an access speed. When resetting the chip, a selected word line must be discharged at first before resetting an address bus for the word line and a decoded address. This makes it difficult to shorten a reset time and cycle time.
DISCLOSURE OF THE INVENTION
An object of the invention is to shorten a decoding time of an address decoder as well as a memory access time. Another object of the invention is to shorten the chip reset time and improve the cycle time.
According to a first aspect of the invention, there is provided a semiconductor memory comprising a memory cell array, a first address bus for transmitting an external address signal according to an address activation signal, a second address bus for transmitting an internal address signal according to the address activation signal, an address decoder including a decoding portion for decoding an input address signal thereby to select a word line of the memory cell array and a switching portion for selecting one of the first and second address buses so that one of the external and internal address signals is provided to the decoding portion, and a controller for determining, according to the address activation signal, an operation mode to control the switching portion.
The address decoder may have a latch portion for latching a decoded res
REFERENCES:
patent: 4603405 (1986-07-01), Michael
patent: 4951258 (1990-08-01), Uehara
patent: 4984216 (1991-01-01), Toda et al.
patent: 5073873 (1991-12-01), Nogami
Fujitsu Limited
Popek Joseph A.
LandOfFree
Semiconductor memory having a high-speed address decoder does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Semiconductor memory having a high-speed address decoder, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Semiconductor memory having a high-speed address decoder will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-853346