Static information storage and retrieval – Addressing
Patent
1986-04-15
1988-01-12
Hecker, Stuart N.
Static information storage and retrieval
Addressing
365204, G11C 700, G11C 1124
Patent
active
047196033
ABSTRACT:
A semiconductor memory includes a word line driving circuit whose output terminal is coupled to one end of each word line of a memory array, and also an auxiliary driving circuit which drives the other end of the word line upon receiving a selection signal transmitted to the other end of this word line. The auxiliary driving circuit comprises a level detector circuit which is dynamically driven by a timing signal, and a driving element which is driven by an output of the level detector circuit to drive the other end of the word line. When the word line is to be reset, the output of the level detector circuit is set at a level which brings the driving element into an "off" state. The auxiliary driving circuit of this arrangement permits the other end of the word line to change to a selection level quickly and to be reset quickly.
REFERENCES:
patent: 3965460 (1976-06-01), Barbara
patent: 4394748 (1983-07-01), Campbell, Jr.
patent: 4503522 (1985-03-01), Etoh et al.
patent: 4584670 (1986-04-01), Michael
patent: 4641284 (1987-02-01), Suzuki
Shimada Shigeru
Shinagawa Yutaka
Bowler Alyssa H.
Hecker Stuart N.
Hitachi , Ltd.
Hitachi Microcomputer
LandOfFree
Semiconductor memory having a dynamic level detecting means for does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Semiconductor memory having a dynamic level detecting means for , we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Semiconductor memory having a dynamic level detecting means for will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-924185