Excavating
Patent
1988-09-09
1989-12-05
Popek, Joseph A.
Excavating
365200, G11C 700
Patent
active
048857211
ABSTRACT:
There is disclosed a semiconductor memory device having a redundant decoder units each storing a row address assigned to a defective memory cell replaced with a redundant memory cell, and a redundant state detection unit provided with an address detecting section operative to produce a first detecting signal when a row address represented by a row address signal is identical with one of the row addresses respectively stored in the redundant decoder units, and the address detecting section comprises a single bypassing transistor coupled between a first node applied with a first voltage level and a second node where the first detecting signal appears, a single bootstrapping circuit operative to supply a gate electrode of the bypassing transistor with a second voltage level higher than the first voltage level by a value slightly lower than a threshold voltage of the bypassing transistor, and a plurality of activating transistors coupled in parallel between a source of a third voltage level and the bootstrapping circuit and having respective gate electrodes coupled to the redundant decoder units, respectively, so that the bypassing transistor and the bootstrapping circuit are shared by all of the redundant decoder units, thereby reducing the component transistors.
REFERENCES:
patent: 4635190 (1987-01-01), Meyer et al.
NEC Corporation
Popek Joseph A.
LandOfFree
Semiconductor memory device with redundant memory cells does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Semiconductor memory device with redundant memory cells, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Semiconductor memory device with redundant memory cells will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2038721