Semiconductor memory device with reduced standby current

Details Semiconductor memory device with reduced standby current Semiconductor memory device with reduced standby current

2000-12-27

2002-07-02

Nguyen, Viet Q. (Department: 2818)

Static information storage and retrieval

Powering

Conservation of power

C365S226000, C365S229000

Reexamination Certificate

active

06414895

ABSTRACT:

BACKGROUND OF THE INVENTION
1. Field of the Invention
The present invention relates to a semiconductor memory device and particularly, to a static semiconductor memory device capable of reducing a standby current.
2. Description of the Background Art
Random access memories, a memory device into which data can be written, stored and read in a nonsequential manner, are classified into a dynamic random access memory (DRAM) in which cells require a refresh operation for holding a stored data and a static random access memory (SRAM) with no need of the refresh operation, in a broad sense.
Since SRAM has a complex structure and a high cost per each unit capacity as compared with DRAM, but requires no refresh operation, SRAM contains a feature that data can be read and written at high speed. For such a reason, SRAM is used in a cash memory requiring a comparably fast operation in a high speed CPU (a central processing unit) or the like. Especially, in recent years, SRAM has found its wide application in a battery-driven portable terminal equipment and others, using a feature of its comparably low power consumption.
FIG. 14
is a circuit diagram representing an example configuration of a memory cell of SRAM. In
FIG. 14
, shown is a so-called CMOS memory cell constructed of six MOS transistors.
Referring to
FIG. 14
, MOS transistors QP
1
, QP
2
, QN
1
and QN
2
constitute two CMOS inverters for holding signal levels at storage nodes Nm and /Nm. Writing and reading datas onto or from the storage node Nm and /Nm are performed in such a manner that access transistors QN
3
and QN
4
responsive to activation (H level) of a word line WL are turned on and thereby, the storage node Nm and /Nm are coupled to bit lines BL and /BL, respectively.
When a word line WL is inactivated (L level) and access transistors QN
3
and QN
4
are turned off, MOS transistors of different conductivity types in the respective CMOS inverters are turned on according to data levels held in the storage nodes Nm and /Nm. Thereby, the storage nodes Nm and JNm couple selectively with a power supply potential Vcc corresponding to H level of a data and the ground potential Vss corresponding to L level of a data, respectively, in this order or in the reverse way thereof according to a level of a data held in a memory cell. By doing so, a data can be held in a memory cell with no periodical refresh operation following turning on of a word line WL.
FIG. 15
is a circuit diagram representing another example configuration of a SRAM.
In
FIG. 15
, a storage nodes Nm and /Nm are coupled with the power supply potential Vcc through high resistance loads R
1
and R
2
, respectively. Access transistors N type MOS transistors QN
1
and QN
2
are electrically coupled between the storage node Nm and the ground potential Vss, and between the storage node /Nm and the ground potential Vss, respectively.
Writing and reading of datas onto and from the storage nodes Nm and /Nm are, similar to the case of
FIG. 14
, are performed by coupling the storage nodes Nm and /Nm with bit lines BL and /BL, respectively, through turning on of the access transistors QN
3
and QN
4
responsive to activation (H level) of a word line WL.
In a case where the word line WL is inactivated (L level) and the access transistors QN
3
and QN
4
are turned off, one of the transistors QN
1
and QN
2
is turned on according to data levels held in the storage nodes Nm and /Nm, and thereby, the storage nodes Nm and /Nm are selectively set to the power supply potential Vcc and the ground potential Vss, respectively, in this order or in the reverse way, according to a level of a data stored in a memory cell. By doing so, potential levels of the storage nodes Nm and /Nm are held even in the standby state.
As shown in
FIGS. 14 and 15
, the power supply potential Vcc and the ground potential Vss are all the time supplied to a SRAM memory cell. In order to efficiently supply the power supply potential Vcc and the ground potential Vss to memory cells arranged in a matrix, lines supplying the potentials are generally placed along a row or column direction.
FIGS. 16 and 17
are block diagrams representing an example and another example, respectively, of placement of power supply lines in a SRAM memory array.
Referring to
FIG. 16
, memory cells MC are arranged in a matrix of (n+1) rows and (m+1) columns, where n and m are a natural number. Word lines are placed along the respective rows corresponding thereto. In an entire memory cell array MCA, word lines WL
0
to WLn are placed along respective (n+1) memory cell rows corresponding thereto.
Bit line pairs are likewise placed along respective memory cell columns corresponding thereto. A bit line pair is constituted of two data lines carrying complementary datas thereon. For example, a bit line pair BLP
0
is constituted of bit lines BL
0
and /BL
0
. The bit line /BL
0
carries a data of an opposite polarity from that of a data transmitted on the bit lime BL
0
. In the entire memory cell array MCM, bit line pairs BLP
0
to,BLPm are placed along respective (m+1) memory cell columns corresponding thereto.
In
FIG. 16
, shown is a configuration in which power supply lines are placed along respective memory cell rows corresponding thereto. That is, the power supply lines
100
-
0
to
100
-n are placed along the respective memory cell rows corresponding thereto. The power supply lines
100
-
0
to
100
-n are coupled with a main power supply line
70
supplying the power potential Vcc.
In a configuration of
FIG. 16
, power supply lines can be placed corresponding to respective sets of a plurality of memory cell rows as well in this case, for example, one power supply line is allocated to each pair of two memory cell rows or each set of 3 memory cell rows.
In
FIG. 17
, shown is a configuration in which power supply lines are placed along a memory cell column direction. Referring to
FIG. 17
, power potential supply lines
100
-
0
to
100
-m for transmitting the power supply potential Vcc to the respective memory cells MC are provided along the respective memory cell columns corresponding thereto. The power potential supply lines
100
-
0
to
100
-m are coupled with the main power supply line
70
.
In a configuration of
FIG. 17
, power supply lines are placed corresponding to respective sets of a plurality of memory cell columns as well.
As shown in
FIGS. 16 and 17
, when the power supply lines are provided along a row or column direction of the memory cells, the power supply potential Vcc can be efficiently supplied to each of the memory cells in a memory cell array. Though detailed description is omitted, lines supplying the ground potential Vss to each of the memory cells MC through a main ground line
80
are arranged, similar to the power potential supply lines.
However, since, in a SRAM memory cell, the power supply potential Vcc and the ground potential Vss are supplied all the time, a current flows in the memory cell all the time when a short-circuit current path arises between the power supply potential Vcc and the ground potential Vss due to a defect.
Such a defective memory cell can be replaced for repairing with a spare memory cell provided in advance from the viewpoint of data storage. Even when a defective memory cell has been replaced for repairing, however, a short circuit current produced between the power supply potential Vcc and the ground potential Vss in the defective memory cell continues to flow.
Therefore, when a SRAM memory is mounted on an information terminal equipment or the like and a small operating current is required especially in a standby state, a defective memory cell in which a short circuit current path is present cannot be saved, which causes an obstacle against ensuring product yield of SRAM.
SUMMARY OF THE INVENTION
It is accordingly an object of the present invention to provide a static semiconductor memory device capable of suppressing a current consumed in a standby state even when a defective memory cell containing a short-circuit current path between a power su

Affiliated with

Also associated with

Rating

Semiconductor memory device with reduced standby current does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Semiconductor memory device with reduced standby current, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Semiconductor memory device with reduced standby current will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-2889841