Semiconductor memory device with reduced read disturbance

Details Semiconductor memory device with reduced read disturbance Semiconductor memory device with reduced read disturbance

1997-03-21

1999-10-19

Nguyen, Viet Q.

Static information storage and retrieval

Addressing

Sync/clocking

365233, 36523001, 36523006, G11C 1100

Patent

active

059700220

ABSTRACT:
An apparatus and method for use in a semiconductor memory device to reduce or eliminate read disturbance effects. Select signals supplied from one or more address decoders to a memory array are used to select particular wordlines and bitlines of the array. Read disturbance effects can arise when select signal voltage stresses are applied for extended periods of time to terminals of memory cells coupled to the selected wordlines and bitlines. The memory device therefore includes circuitry to detect a transition in at least one of the select signals, and to generate a timing signal from the detected transition. The timing signal is supplied to the address decoders and directs the decoders to deselect previously-selected wordlines and bitlines at a predetermined time after the transition. The predetermined time is chosen to be greater than or equal to the total time required to read data reliably from the selected memory cells before the deselection of the wordlines and bitlines. The deselection ensures that voltage stresses will not be applied to selected memory cells for extended periods of time, and the contents of the cells are therefore not unintentionally altered due to read disturbance effects.

REFERENCES:
patent: 5072131 (1991-12-01), Nakano
patent: 5438548 (1995-08-01), Houston
patent: 5493537 (1996-02-01), McClure
patent: 5537362 (1996-07-01), Gill et al.
patent: 5592426 (1997-01-01), Fallki et al.
patent: 5592435 (1997-01-01), Mills et al.
patent: 5617350 (1997-04-01), Rodrparvai
patent: 5640363 (1997-06-01), Furutani et al.
patent: 5648934 (1997-07-01), O'Toole
patent: 5694369 (1997-12-01), Abe
patent: 5694370 (1997-12-01), Yoon
patent: 5696730 (1997-12-01), Slezak et al.
patent: 5715208 (1998-02-01), Casper et al.
patent: 5719812 (1998-02-01), Seki et al.
patent: 5719820 (1998-02-01), Fuji

Affiliated with

Also associated with

Rating

Semiconductor memory device with reduced read disturbance does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Semiconductor memory device with reduced read disturbance, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Semiconductor memory device with reduced read disturbance will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-2065106