Semiconductor memory device with reduced power consumption

Details Semiconductor memory device with reduced power consumption Semiconductor memory device with reduced power consumption

2005-01-18

2005-01-18

Lam, David (Department: 2818)

Static information storage and retrieval

Addressing

Plural blocks or banks

C365S230060

Reexamination Certificate

active

06845056

ABSTRACT:
In a semiconductor memory device having a shared sense amplifier configuration, a control circuit outputting a bit line isolation signal latches a block selection signal in accordance with a change in a trigger signal. With this configuration, when the same block is selected, no change is caused in the bit line isolation signal. Consequently, charge/discharge current is reduced, and power consumption is reduced. Since a specific bit in a refresh counter is not used, unlike the conventional technique, the design changes little even in the case of changing the configuration of an array.

REFERENCES:
patent: 5831921 (1998-11-01), Tsukude
patent: 5959924 (1999-09-01), Son et al.
patent: 6529439 (2003-03-01), Uchida et al.
patent: 5-314766 (1993-11-01), None
patent: 9-161477 (1997-06-01), None

Affiliated with

Also associated with

Rating

Semiconductor memory device with reduced power consumption does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Semiconductor memory device with reduced power consumption, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Semiconductor memory device with reduced power consumption will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-3435843