Static information storage and retrieval – Format or disposition of elements
Reexamination Certificate
2007-07-24
2009-06-02
Dinh, Son (Department: 2824)
Static information storage and retrieval
Format or disposition of elements
C365S063000
Reexamination Certificate
active
07542321
ABSTRACT:
A memory cell array in a semiconductor substrate has a plurality of memory cells arranged in rows and columns. A first circuit is located at one end of the memory cell array in a column direction. A second circuit is located at the other end of the memory cell array in the column direction. A first wire is located above the memory cell array between the first circuit and the second circuit. The first wire is located in a most upper layer in the semiconductor substrate to supply power to the second circuit.
REFERENCES:
patent: 6807120 (2004-10-01), Sekiguchi et al.
patent: 6944080 (2005-09-01), Sekiguchi et al.
patent: 2006/0198196 (2006-09-01), Abe et al.
patent: 2006-245547 (2006-09-01), None
Abe Takumi
Hamada Makoto
Maejima Hiroshi
Dinh Son
Kabushiki Kaisha Toshiba
Oblon & Spivak, McClelland, Maier & Neustadt P.C.
LandOfFree
Semiconductor memory device with power supply wiring on the... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Semiconductor memory device with power supply wiring on the..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Semiconductor memory device with power supply wiring on the... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-4058605