Semiconductor memory device with power supply wiring on the...

Static information storage and retrieval – Format or disposition of elements

Reexamination Certificate

Rate now

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Details

C365S063000

Reexamination Certificate

active

07542321

ABSTRACT:
A memory cell array in a semiconductor substrate has a plurality of memory cells arranged in rows and columns. A first circuit is located at one end of the memory cell array in a column direction. A second circuit is located at the other end of the memory cell array in the column direction. A first wire is located above the memory cell array between the first circuit and the second circuit. The first wire is located in a most upper layer in the semiconductor substrate to supply power to the second circuit.

REFERENCES:
patent: 6807120 (2004-10-01), Sekiguchi et al.
patent: 6944080 (2005-09-01), Sekiguchi et al.
patent: 2006/0198196 (2006-09-01), Abe et al.
patent: 2006-245547 (2006-09-01), None

LandOfFree

Say what you really think

Search LandOfFree.com for the USA inventors and patents. Rate them and share your experience with other people.

Rating

Semiconductor memory device with power supply wiring on the... does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Semiconductor memory device with power supply wiring on the..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Semiconductor memory device with power supply wiring on the... will most certainly appreciate the feedback.

Rate now

     

Profile ID: LFUS-PAI-O-4058605

  Search
All data on this website is collected from public sources. Our data reflects the most accurate information available at the time of publication.