Static information storage and retrieval – Floating gate – Particular biasing
Reexamination Certificate
2007-02-20
2007-02-20
Nguyen, Tan T. (Department: 2827)
Static information storage and retrieval
Floating gate
Particular biasing
C365S185210, C365S185180, C365S185230
Reexamination Certificate
active
11087760
ABSTRACT:
A semiconductor memory device comprises memory cells, and bit lines. The each of the memory cells has a first MOS transistor and a second MOS transistor. The first MOS transistor includes a floating gate and a control gate. The second MOS transistor has a drain connected to the source of a first MOS transistor. The bit lines connect electrically to drains of the first MOS transistors. In a write operation, a write inhibit voltage settable to a negative voltage is applied to the bit lines unconnected to a selected memory cell in a write operation.
REFERENCES:
patent: 5099451 (1992-03-01), Sourgen et al.
patent: 5706228 (1998-01-01), Chang et al.
patent: 6757196 (2004-06-01), Tsao et al.
patent: 7006381 (2006-02-01), Dormans et al.
patent: 2005/0035393 (2005-02-01), Lung et al.
Ton Ditewig, et al., “An Embedded 1.2V-Read Flash Memory Module in a 0.18μm Logic Process.”, IEEE, ISSCC, Session 2, Non-Volatile Memories, Digest of Technical Papers, Salon-1-6, Feb. 5, 2001, 3 pages.
Kenichi Imamiya, et al., “A 125-mm21-Gb NAND Flash Memory With 10-MByte/s Program Speed”, IEEE Journal of Solid-State Circuits, vol. 37, No. 11, Nov. 2002, pp. 1493-1501.
Wei-Hua Liu, et al., “A 2-Transistor Source-select (2TS) Flash EEPROM for 1.8V-Only Applications”, Non-Volatile Semiconductor Memory Workshop 4.1, 1997, pp. 1-3.
Kabushiki Kaisha Toshiba
Nguyen Tan T.
LandOfFree
Semiconductor memory device with MOS transistors, each... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Semiconductor memory device with MOS transistors, each..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Semiconductor memory device with MOS transistors, each... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3843521