Semiconductor memory device with clock generating circuit

Details Semiconductor memory device with clock generating circuit Semiconductor memory device with clock generating circuit

2005-01-11

2005-01-11

Elms, Richard (Department: 2824)

Static information storage and retrieval

Addressing

Sync/clocking

C365S194000

Reexamination Certificate

active

06842396

ABSTRACT:
A DLL clock control circuit determines whether or not an operating frequency is a low frequency satisfying a prescribed condition, based on signals received from a DLL circuit and a READ control circuit. When the DLL clock control circuit determines that the operating frequency is a low frequency, the DLL clock control circuit outputs a DLL clock received from the DLL circuit if a first signal to be activated in response to a READ command is activated, while when determining that an operating frequency is not a low frequency, outputting a DLL clock received from the DLL circuit if a second signal to be activated in response to an ACT command is activated. As a result, a semiconductor memory device can guarantees a data output operating in data reading and can reduce power consumption during active standby.

REFERENCES:
patent: 6396768 (2002-05-01), Ooishi
patent: 2001-126474 (2001-05-01), None

Affiliated with

Also associated with

Rating

Semiconductor memory device with clock generating circuit does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Semiconductor memory device with clock generating circuit, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Semiconductor memory device with clock generating circuit will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-3426527