Semiconductor memory device with address generator

Static information storage and retrieval – Addressing

Patent

Rate now

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Details

36518905, G11C 1300

Patent

active

048414875

ABSTRACT:
For improvement in operation speed, there is disclosed a semiconductor memory device comprising a memory cell array associated by a addressing circuit for reading out a plurality of data bits, a series of selector modules operative to decrease in number the data bits stage by stage, a temporary data storage module preserving the data bits fed from the final stage of the selector module and supplying all of the data bits to a destination, and a control circuit operative to produce an internal addressing signal for selection of the data bits, wherein the addressing circuit and the selector module except for the final stage of the selector module are supplied with the internal addressing signal for selection but the final stage of the selector module is directly supplied from the temporary data storage with a part of data bits, thereby realizing a parallel operation for reduction in time period for read-out operation.

REFERENCES:
patent: 4739497 (1988-04-01), Itoh et al.

LandOfFree

Say what you really think

Search LandOfFree.com for the USA inventors and patents. Rate them and share your experience with other people.

Rating

Semiconductor memory device with address generator does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Semiconductor memory device with address generator, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Semiconductor memory device with address generator will most certainly appreciate the feedback.

Rate now

     

Profile ID: LFUS-PAI-O-530389

  Search
All data on this website is collected from public sources. Our data reflects the most accurate information available at the time of publication.