Semiconductor memory device to interface control signals for a D

Details Semiconductor memory device to interface control signals for a D Semiconductor memory device to interface control signals for a D

1994-07-21

1997-05-27

Lane, Jack A.

Static information storage and retrieval

Magnetic bubbles

Guide structure

395431, 395432, 36523002, G06F 1200

Patent

active

056341059

ABSTRACT:
In a semiconductor memory device in which row and column address signals are serially supplied using a multiplexer or serial address signals are supplied without using a multiplex, a RAM interface is provided which easily makes it possible to replace a DRAM with a SRAM. A memory IC which is formed by a DRAM is changed to a SRAM, and a resulting SRAM memory IC is controlled using a logic IC 10 which is originally constructed for use with the original DRAM memory IC. Between the logic IC and the SRAM memory IC, a RAM interface is disposed. According to the present invention, it is possible to divide row-column address signals which are supplied in serial form into row address signals and column address signals and to modify a control signal which controls a dynamic RAM to control a static RAM.

REFERENCES:
patent: 4796221 (1989-01-01), Tokumitsu

Affiliated with

Also associated with

Rating

Semiconductor memory device to interface control signals for a D does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Semiconductor memory device to interface control signals for a D, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Semiconductor memory device to interface control signals for a D will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-2337133