Semiconductor memory device reading/writing data of multiple bit

Details Semiconductor memory device reading/writing data of multiple bit Semiconductor memory device reading/writing data of multiple bit

1991-10-22

1994-11-29

Nguyen, Viet Q.

Static information storage and retrieval

Addressing

Plural blocks or banks

36523006, 3652385, 36523001, 365 63, G11C 700, G11C 1134

Patent

active

053696190

ABSTRACT:
A semiconductor memory device includes a memory cell array divided into a plurality of block. In one region on the memory chip, four blocks, two input/output circuits, and two data buses are arranged. In the other region on the chip, four blocks, two input/output circuits, and two data buses are arranged. Each block in each region is divided into two sub-blocks corresponding to the two input/output circuits. Each data bus is connected between the corresponding input/output circuit in the same region and the corresponding two sub-blocks.

REFERENCES:
patent: 4854677 (1989-07-01), Chappell et al.
patent: 4958326 (1990-09-01), Sakurai
patent: 5150330 (1992-09-01), Hag

Affiliated with

Also associated with

Rating

Semiconductor memory device reading/writing data of multiple bit does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Semiconductor memory device reading/writing data of multiple bit, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Semiconductor memory device reading/writing data of multiple bit will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-78561