Miscellaneous active electrical nonlinear devices – circuits – and – Signal converting – shaping – or generating – Synchronizing
Reexamination Certificate
2006-12-29
2008-08-19
Wells, Kenneth B. (Department: 2816)
Miscellaneous active electrical nonlinear devices, circuits, and
Signal converting, shaping, or generating
Synchronizing
C327S175000
Reexamination Certificate
active
07414447
ABSTRACT:
A delay-locked-loop control circuit and a method of controlling a delay-locked-loop. When the delay-locked-loop is in an off-operation mode, such as a power-down mode, a self-refresh emulation mode, a self-refresh mode, and the like, the delay-locked-loop is updated with a predetermined period, thereby preventing a malfunction of the delay-locked-loop. The delay-locked-loop has an oscillating portion which generates an oscillation signal having a predetermined period when in an OFF state; a pulse generating portion which generates a pulse signal having a predetermined period using the oscillation signal; a dividing portion which divides the pulse signal to generate a delay-locked-loop update signal; and a combining portion which combines the delay-locked-loop update signal and a delay-locked-loop on signal that is enabled by an external command to generate a delay-locked-loop control signal for controlling the delay-locked-loop.
REFERENCES:
patent: 6433607 (2002-08-01), Kawasaki et al.
patent: 6815990 (2004-11-01), Lee
Hynix / Semiconductor Inc.
Ladas & Parry LLP
Poos John W
Wells Kenneth B.
LandOfFree
Semiconductor memory device including delay-locked-loop... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Semiconductor memory device including delay-locked-loop..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Semiconductor memory device including delay-locked-loop... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3994610