Semiconductor memory device having operation control means with

Details Semiconductor memory device having operation control means with Semiconductor memory device having operation control means with

1991-04-30

1995-05-09

Lee, Benny

Static information storage and retrieval

Powering

Data preservation

365196, 365203, 365229, G11C 1700

Patent

active

054146712

ABSTRACT:
In accordance with the levels of input signals, a recall signal or store signal is generated and held. Based on the signal currently held, only one of the read/write timing circuit, recall timing circuit and store timing circuit is enabled for operation with the operation of the other two timing circuit disabled: the recall timing circuit is enabled when the recall signal is held, the store timing circuit when the store signal is held, and the read/write timing circuit when neither the recall signal nor the store signal is held. Therefore, once one operation mode has been selected by setting the input signals to a prescribed combination of levels, the selected mode is held until another operation mode is selected. Since there is no need to input the nonvolatile enable signal NE signal during the recall operation, the external input timing can be simplified. Even if noise appears on the write enable signal WE, there is no possibility of accidentally activating the store timing circuit, thus preventing the data from being destroyed. Before a main amplifying circuit commences the amplification operation, the potential of a common data line is biased to an intermediate potential which is between the power source potential and the ground level.

REFERENCES:
patent: 4218764 (1980-08-01), Furuta et al.
patent: 4638465 (1987-01-01), Rosini et al.
patent: 4800533 (1989-01-01), Arakawa
patent: 4811303 (1989-03-01), Hirai
patent: 5197026 (1993-03-01), Butler
Iizuka, COMOS VLSI Design published by Baifukan, (Apr. 25, 1989), pp. 170-199.
U.S. patent application Ser. No. 07/549,293 (filed on Jul. 6, 1990).
Yoshioka et al., Nikkei Electronics (1987) No. 418, pp. 167-184.
U.S. patent application Ser. No. 07/308,854 (filed Feb. 9, 1989).
U.S. patent application Ser. No. 07/644,332 (filed Jan. 18, 1991).
U.S. patent application Ser. No. 07/585,772 (filed Sep. 20, 1990).
U.S. patent application Ser. No. 07/585,771 (filed Sep. 20, 1990).
U.S. patent application Ser. No. 07/469,346 (filed Jan. 24, 1990).
U.S. patent application Ser. No. 07/488,874 (filed Mar. 6, 1990).
U.S. patent application Ser. No. 07/481,179 (filed Feb. 20, 1990).

Affiliated with

Also associated with

Rating

Semiconductor memory device having operation control means with does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Semiconductor memory device having operation control means with , we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Semiconductor memory device having operation control means with will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-1711068