Computer graphics processing and selective visual display system – Computer graphic processing system – Plural graphics processors
Patent
1995-03-16
1998-05-05
Swann, Tod R.
Computer graphics processing and selective visual display system
Computer graphic processing system
Plural graphics processors
345515, 36523003, G06F 1206
Patent
active
057482012
ABSTRACT:
A semiconductor memory device including a serial I/O buffer; DRAM cells; and SAM cells arranged in line, the SAM cells corresponding to the DRAM cells in one row. In the device in a first mode, the SAM cells are divided into N first portions each having boundaries, data stored in the SAM cells being transferred to the serial I/O buffer sequentially until the SAM cells in the boundaries of the first portions are transferred to the serial I/O buffer. In a second mode, the SAM cells are divided into M (N>M) second portions each having boundaries, data stored in the SAM cells being transferred to the serial I/O buffer sequentially until the SAM cells in the boundaries of the second portions are transferred to the serial input output buffer. The semiconductor memory device further includes a circuit for detecting changes from the first mode to the second mode and from the second mode to the first mode. The semiconductor memory device further includes a circuit for generating first and second signals. When the mode is changed from the first mode to the second mode, the circuit generates the first signal. When the mode is changed from the second mode to the first mode the circuit generates the second signal.
REFERENCES:
patent: 5001672 (1991-03-01), Ebbers et al.
patent: 5062078 (1991-10-01), Arkawa
patent: 5270973 (1993-12-01), Guillemaud et al.
patent: 5307323 (1994-04-01), Fukuda et al.
patent: 5379263 (1995-01-01), Ogawa et al.
patent: 5469400 (1995-11-01), Yamano
patent: 5481671 (1996-01-01), Fujisaki
European Search Report, dated May 31, 1996, Appl. No. 95103850.4.
Richard A. Quinnell, "Standardized feature sets add versatility and speed", Electrical Disign News, 37 (1992) Mar. 16, No. 6.
Chow Christopher S.
Kabushiki Kaisha Toshiba
Swann Tod R.
LandOfFree
Semiconductor memory device having multiple modes that allow the does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Semiconductor memory device having multiple modes that allow the, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Semiconductor memory device having multiple modes that allow the will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-59608