Static information storage and retrieval – Addressing – Particular decoder or driver circuit
Patent
1998-10-09
2000-03-28
Mai, Son
Static information storage and retrieval
Addressing
Particular decoder or driver circuit
36518909, 36518911, G11C 700, G11C 800
Patent
active
06044035&
ABSTRACT:
A semiconductor memory device comprising a plurality of row decoders, each having a precharge circuit connected to receive a precharge signal and a decode circuit connected to receive address signals. A level-shifted precharge signal is input to the precharge circuits.
REFERENCES:
patent: 4344005 (1982-08-01), Stewart
patent: 5018107 (1991-05-01), Yoshida
patent: 5103113 (1992-04-01), Inue et al.
patent: 5202855 (1993-04-01), Morton
patent: 5227996 (1993-07-01), Uchida
patent: 5282167 (1994-01-01), Tanaka et al.
patent: 5351217 (1994-09-01), Jeon
patent: 5373479 (1994-12-01), Noda
patent: 5412231 (1995-05-01), Jun et al.
patent: 5610872 (1997-03-01), Toda
patent: 5615164 (1997-03-01), Kirihata
patent: 5717650 (1998-02-01), Chung
patent: 5793695 (1998-08-01), Kohno
patent: 5822253 (1998-10-01), Lines
patent: 5862098 (1999-01-01), Jeong
Gillingham, et al., "High-Speed, High-Reliability Circuit Design for Megabit DRAM"; IEEE J. of Solid-State Circuits, vol. 26, No. 8, Aug. 1991, pp. 1171-1175.
Komatsuzaki, et al., "Circuit Techniques for a Wide Word I/O Path 64 Meg DRAM"; 1991 VISI Synp., Circuits 14-5, pp. 133-134.
Kabushiki Kaisha Toshiba
Mai Son
LandOfFree
Semiconductor memory device having level-shifted precharge signa does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Semiconductor memory device having level-shifted precharge signa, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Semiconductor memory device having level-shifted precharge signa will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-1331884