Static information storage and retrieval – Floating gate – Particular connection
Patent
1995-05-24
1997-02-11
Nelms, David C.
Static information storage and retrieval
Floating gate
Particular connection
365 49, 36518521, G11C 1602
Patent
active
056027770
ABSTRACT:
In a semiconductor memory device, a data holding unit is disposed separately from the first and second floating gate transistors. A voltage difference is generated by the difference between the threshold voltages of the first and second floating gate transistors, and the voltage difference is stored in the form of a binary data. Thereafter, the first and second floating gate transistors are turned off. Thus, a minute current which always flows through the first and second floating gate transistors in the conventional technique is prevented from being generated so that the power consumption is reduced. In addition, data is fetched from the data holding unit while the bias voltage generating units are turned off. Thus, the time period of operating the bias voltage generating units is eliminated so that the memory device can operate at a high speed.
REFERENCES:
patent: 5031142 (1991-07-01), Castro
patent: 5046046 (1991-09-01), Sweha
patent: 5200922 (1993-04-01), Rao
patent: 5267213 (1993-11-01), Sung et al.
Nawaki Masaru
Ueno Shounosuke
Mai Son
Nelms David C.
Sharp Kabushiki Kaisha
LandOfFree
Semiconductor memory device having floating gate transistors and does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Semiconductor memory device having floating gate transistors and, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Semiconductor memory device having floating gate transistors and will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-347856