Static information storage and retrieval – Floating gate – Particular connection
Patent
1996-07-12
1998-09-01
Nelms, David C.
Static information storage and retrieval
Floating gate
Particular connection
365201, 3652257, G11C 1604
Patent
active
058019863
ABSTRACT:
A spare decoder has a first register, a second register, and a multiplexer for selecting the output of the first register or that of the second register. The first register stores data of a fuse element. In the ordinary operating mode, a defective memory cell is replaced by a spare cell in accordance with the data stored in the first register. In the test mode, it is determined whether at least one spare cell is defective or not. If there are no defective spare cells, the data that should be stored in the defective memory cell is written into one of the spare cells. Further, the address of the defective memory cell is written into the second register. The defective memory cell is replaced by one of the spare cells in accordance with the data stored in the second register, by cutting the fuse element in accordance with the address of the defective memory cell.
REFERENCES:
patent: 5113371 (1992-05-01), Hamada
patent: 5233566 (1993-08-01), Imamiya et al.
patent: 5289417 (1994-02-01), Ooishi
patent: 5299164 (1994-03-01), Takeuchi
patent: 5345110 (1994-09-01), Renfro et al.
patent: 5528540 (1996-06-01), Shibata
Kanayama Kenjiro
Matsumoto Osamu
Take Eishirou
Yabuta Tadashi
Kabushiki Kaisha Toshiba
Mai Son
Nelms David C.
LandOfFree
Semiconductor memory device having both redundancy and test capa does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Semiconductor memory device having both redundancy and test capa, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Semiconductor memory device having both redundancy and test capa will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-276994