Static information storage and retrieval – Addressing – Sync/clocking
Patent
1994-01-13
1995-11-28
Popek, Joseph A.
Static information storage and retrieval
Addressing
Sync/clocking
365195, 365226, G11C 800
Patent
active
054714320
ABSTRACT:
A ROM includes an address transition detection circuit and a supply voltage rising detection circuit. The supply voltage rising detection circuit inhibits an operation of the address transition detection circuit until a supply voltage reaches a predetermined voltage after application of power.
REFERENCES:
patent: 4630239 (1986-12-01), Reed et al.
patent: 4812679 (1989-03-01), Mahabadi
patent: 4893282 (1990-01-01), Wada et al.
patent: 4965474 (1990-10-01), Childers et al.
patent: 5120993 (1992-06-01), Tsay et al.
patent: 5138575 (1992-08-01), Ema et al.
R. Kertis, et al., "A 12-ns ECL I/O 256K.times.1-bit SRAM Using A 1-.mu.n BiCMOS Technology", IEEE Journal of Solid-State Circuits, vol. 23, No. 5, Oct. 1988, pp. 1048-1053.
Mitsubishi Denki & Kabushiki Kaisha
Nguyen Tan
Popek Joseph A.
LandOfFree
Semiconductor memory device having address transition and supply does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Semiconductor memory device having address transition and supply, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Semiconductor memory device having address transition and supply will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2018331