Static information storage and retrieval – Addressing – Particular decoder or driver circuit
Patent
1993-03-18
1995-01-31
LaRoche, Eugene R.
Static information storage and retrieval
Addressing
Particular decoder or driver circuit
365205, 365207, 365194, G11C 700
Patent
active
053863895
ABSTRACT:
A semiconductor memory is set in a required operation mode according to an external instruction. The memory properly controls the activation timing of a sense amplifier (1) incorporated in the memory. The memory is capable of surely amplifying a voltage difference between bit lines in every operation mode with no delay in access time, to achieve a high-speed operation.
The memory has the sense amplifier (1) for detecting and amplifying a voltage difference between complementary bit lines that transfer data to and from a corresponding memory cell, and a unit (2) for changing the activation timing of the sense amplifier according to an externally instructed operation mode (C).
REFERENCES:
patent: 4716551 (1987-12-01), Inagaki
patent: 4811290 (1989-03-01), Watanabe
patent: 5007024 (1991-04-01), Tanaka et al.
Fujitsu Limited
Fujitsu VLSI Limited
LaRoche Eugene R.
Le Vu
LandOfFree
Semiconductor memory device having a time variable sense amplifi does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Semiconductor memory device having a time variable sense amplifi, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Semiconductor memory device having a time variable sense amplifi will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-1106460