Static information storage and retrieval – Format or disposition of elements
Patent
2000-03-03
2000-12-26
Phan, Trong
Static information storage and retrieval
Format or disposition of elements
365 63, G11C 502
Patent
active
061669407
ABSTRACT:
In a semiconductor memory device, a semiconductor chip has a plurality of storage regions, a circuit region, and a wiring region having a plurality of first signal lines and a plurality of second signal lines. Each second signal line is laid out between the first signal lines adjacent to each other and has a wiring length smaller than that of each first signal line. The wiring region has a portion where wiring lines are densely laid out and a portion where wiring lines are sparsely laid out. The second signal lines are laid out in the wiring region of the semiconductor chip while being separated from the first signal lines adjacent to the second signal lines by a minimum distance between signal lines or more, which is determined on the basis of a design rule. The plurality of first signal lines are laid out in the wiring region of the semiconductor chip at an interval (K) obtained by K.gtoreq.2S+L (where S is a value representing the minimum distance, and L is a value representing a wiring width of the second signal lines).
REFERENCES:
patent: 4712192 (1987-12-01), Tanimura et al.
patent: 5377136 (1994-12-01), Nishio et al.
patent: 5602771 (1997-02-01), Kajigaya et al.
NEC Corporation
Phan Trong
LandOfFree
Semiconductor memory device having a plurality of storage region does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Semiconductor memory device having a plurality of storage region, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Semiconductor memory device having a plurality of storage region will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-1002153