Semiconductor memory device having a plurality of memory blocks

Details Semiconductor memory device having a plurality of memory blocks Semiconductor memory device having a plurality of memory blocks

1999-05-24

2000-11-28

Nguyen, Viet Q.

Static information storage and retrieval

Addressing

Plural blocks or banks

36518907, 36523001, 365203, 365204, 365191, G11C 700

Patent

active

061544140

ABSTRACT:
A semiconductor memory device has a plurality of memory blocks. The semiconductor memory device pre-charges a memory block when a block address signal applied to the memory block is identical with a previous block address signal previously applied, and activates the memory block when the block address signal is not identical with the previous block address signal. As a result, a pre-charge operation of a previous block and an activation operation of a present block are simultaneously performed so that the operation speed of an entire system becomes high-speed.

REFERENCES:
patent: 5337283 (1994-08-01), Ishikawa
patent: 5457655 (1995-10-01), Savignac et al.
patent: 5574688 (1996-11-01), McClure et al.
patent: 5617348 (1997-04-01), Maguire
patent: 5619470 (1997-04-01), Fukumoto
patent: 5673232 (1997-09-01), Furutani
patent: 5745427 (1998-04-01), Freyman et al.
patent: 5761146 (1998-06-01), Yoo et al.
patent: 5864508 (1999-01-01), Takashima et al.
patent: 5949736 (1999-09-01), Sugita

Affiliated with

Also associated with

Rating

Semiconductor memory device having a plurality of memory blocks does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Semiconductor memory device having a plurality of memory blocks, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Semiconductor memory device having a plurality of memory blocks will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-1732407