Semiconductor memory device having a plurality of latch...

Details Semiconductor memory device having a plurality of latch... Semiconductor memory device having a plurality of latch...

2007-05-01

2007-05-01

Auduong, Gene N. (Department: 2827)

Static information storage and retrieval

Addressing

Plural blocks or banks

C365S230060, C365S233100

Reexamination Certificate

active

11198334

ABSTRACT:
A semiconductor memory device includes: a plurality of memory cells arranged in a matrix; a memory cell array divided into a plurality of blocks; a plurality of read amplifiers, each of which is coupled correspondingly to each of the blocks; and a plurality of latch circuits, each group of which is coupled correspondingly to each of the read amplifiers and includes two or more latch circuits coupled to one another in parallel, wherein, in order to read a plurality of data consecutively from the memory cell array, the data are firstly read from one desired memory cell for each block; the read data are secondly inputted and latched, via the read amplifier corresponding to the same block, to one of the latch circuits included in a group of latch circuits corresponding to the same read amplifier; the data are thirdly read from another desired memory cell, which is different from the memory cell from which the data are formerly read, for each block; the read data are fourthly inputted and latched, via the read amplifier corresponding to the same block, to one of the latch circuits, which is different from the latch circuit to which the data are formerly latched, included in the group of latch circuits corresponding to the same read amplifier; and the latched data are lastly outputted in a desired order from each of the latch circuits having the latched data.

REFERENCES:
patent: 6185149 (2001-02-01), Fujioka et al.
patent: 6324118 (2001-11-01), Ooishi
patent: 6522598 (2003-02-01), Ooishi
patent: 6859400 (2005-02-01), Arakawa
patent: A-07-021786 (1995-01-01), None
patent: A-08-129890 (1996-05-01), None
patent: A-10-289588 (1998-10-01), None
patent: A-11-039863 (1999-02-01), None
patent: A-2003-233986 (2003-08-01), None

Affiliated with

Also associated with

Rating

Semiconductor memory device having a plurality of latch... does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Semiconductor memory device having a plurality of latch..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Semiconductor memory device having a plurality of latch... will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-3723051