Semiconductor memory device for simple cache system

Details Semiconductor memory device for simple cache system Semiconductor memory device for simple cache system

1990-08-09

1993-07-06

Bowler, Alyssa H.

Static information storage and retrieval

Magnetic bubbles

Guide structure

36523003, 365 63, 365 49, 364DIG1, 36424341, G06F 1200, G06F 1208, G06F 1300, G11C 700

Patent

active

052261476

ABSTRACT:
A semiconductor memory device comprises a DRAM memory cell array comprising a plurality of dynamic type memory cells arranged in a plurality of rows and columns, and an SRAM memory cell array comprising static type memory cells arranged in a plurality of rows and columns. The DRAM memory cell array is divided into a plurality of blocks each comprising a plurality of columns. The SRAM memory cell array is divided into a plurality of blocks each comprising a plurality of columns, corresponding to the plurality of blocks in the DRAM memory cell array. The SRAM memory cell array is used as a cache memory. At the time of cache hit, data is accessed to the SRAM memory cell array. At the time of cache miss, data is accessed to the DRAM memory cell array. On this occasion, data corresponding to one row in each of the blocks in the DRAM memory cell array is transferred to one row in the corresponding block in the SRAM memory cell array.

REFERENCES:
patent: 4168541 (1979-09-01), DeKarske
patent: 4219883 (1980-08-01), Kobayashi et al.
patent: 4577293 (1986-03-01), Matick et al.
patent: 4656626 (1987-04-01), Yudichak
patent: 4669043 (1987-05-01), Kaplinsky
patent: 4731758 (1988-03-01), Lam et al.
patent: 4754433 (1988-06-01), Chin et al.
patent: 4845677 (1989-07-01), Chappell et al.
patent: 4872138 (1989-10-01), Ciacci
patent: 4926385 (1990-05-01), Fujishima et al.
patent: 4953073 (1990-08-01), Moussouris et al.
patent: 5014240 (1991-05-01), Suzuki
patent: 5111386 (1992-05-01), Fujishima et al.
Asakura et al., "An Experimental 1Mb Cache DRAM with ECC", 1989 Symposium on VLSI Circuits, (May 25-27, 1989), pp. 43-44.
Asakura et al., "An Experimental 1-Mbit Cache DRAM with ECC", IEEE Journal of Solid-State Circuits, vol. 25, No. 1, (Feb. 1990), pp. 5-10.
Hidaka et al., "The Cache DRAM Architecture: A DRAM with an On-Chip Cache Memory", IEEE Micro, (Apr. 1990), pp. 15-24.

Affiliated with

Also associated with

Rating

Semiconductor memory device for simple cache system does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Semiconductor memory device for simple cache system, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Semiconductor memory device for simple cache system will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-1696522