Static information storage and retrieval – Addressing – Sync/clocking
Patent
1996-05-23
1998-02-03
Popek, Joseph A.
Static information storage and retrieval
Addressing
Sync/clocking
365194, G11C 800
Patent
active
057152128
ABSTRACT:
In an address transition detecting circuit, signal conversion detecting circuits output complementary time difference signals which are inverted in response to potential level changes of corresponding address lines respectively. Waveform shaping one-shot pulse generating circuits receive corresponding complementary time difference signals and output one-shot pulse signals of prescribed time widths. A waveform composing circuit outputs an ATD signal of a prescribed pulse length in response to activation of any one-shot pulse signal. Therefore, the lengths of the one-shot pulses outputted from the waveform shaping one-shot pulse generating circuits remain unchanged even if the potential level of any signal line is abruptly converted, and an ATD signal of a constant pulse length is regularly outputted.
REFERENCES:
patent: 5056064 (1991-10-01), Iwahashi et al.
patent: 5305284 (1994-04-01), Iwase
patent: 5319607 (1994-06-01), Fujii et al.
Tanida Susumu
Tsukikawa Yasuhiko
Mitsubishi Denki & Kabushiki Kaisha
Popek Joseph A.
LandOfFree
Semiconductor memory device comprising address transition detect does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Semiconductor memory device comprising address transition detect, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Semiconductor memory device comprising address transition detect will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-668860