Semiconductor memory device comprising a plurality of memory arr

Details Semiconductor memory device comprising a plurality of memory arr Semiconductor memory device comprising a plurality of memory arr

1991-10-31

1994-11-01

Dixon, Joseph L.

Static information storage and retrieval

Format or disposition of elements

365 63, 365226, 257207, 257208, 257210, 257211, G11C 502, G11C 506, G11C 514

Patent

active

053612230

ABSTRACT:
A semiconductor memory device comprises eight memory arrays arranged in one column. A peripheral circuit is arranged in the central portion of the eight memory arrays, two column decoders being arranged with the peripheral circuit interposed therebetween. Each of the eight memory arrays is provided with a row decoder. A plurality of first column selecting lines are provided so as to cross the three memory arrays arranged on one side of the peripheral circuit from the column decoder. In addition, a plurality of second column selecting lines are provided so as to intersect with the three memory arrays arranged on the other side of the peripheral circuit from the column decoder.

REFERENCES:
patent: 5007025 (1991-04-01), Hwang et al.
patent: 5097440 (1992-03-01), Konishi et al.
patent: 5103282 (1992-04-01), Isomura et al.
patent: 5184321 (1993-02-01), Konishi et al.
Kiyoto Ohta et al., "A 1-Mbit DRAM with 33-MHz Serial I/O Ports", IEEE Journal of Solid-State Circuits, vol. SC-21, Oct. 1986, pp. 649-654.
Kimura et al., "Power Reduction Techniques in Megabit DRAMs", IEEE Journal of Solid-State Circuits, vol. SC-21, No. 3, Jun., 1986.

Affiliated with

Also associated with

Rating

Semiconductor memory device comprising a plurality of memory arr does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Semiconductor memory device comprising a plurality of memory arr, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Semiconductor memory device comprising a plurality of memory arr will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-1806448