Static information storage and retrieval – Interconnection arrangements
Patent
1997-11-21
1999-09-14
Nelms, David
Static information storage and retrieval
Interconnection arrangements
36523006, G11C 506
Patent
active
059532440
ABSTRACT:
A semiconductor memory is arranged so that a first memory cell array is provided on one side of a set of a row decoder and word line driving circuits, while a second memory cell array is provided on an opposite side thereof. In the semiconductor memory thus arranged, the first memory cell array has less memory cells so that the first memory cell array has shorter word lines, so that more speedy access to a top data is achieved. By doing so, the access to the top address is made speedy in the high access mode such as the page mode or the serial access mode, with no increase in chip areas in the semiconductor memory and no increase in power consumption. Furthermore, in a semiconductor memory which stores first data requiring a comparatively higher read-out speed (for example, program data) and second data requiring a read-out speed lower than that of the first data, the first data is stored in the memory cell array having the shorter word lines, while the second data is stored in the memory cell array having the longer word lines. By doing so, read-out speeds in accordance with the types of stored data can be obtained, without wasteful power consumption in the word line driving circuits.
REFERENCES:
patent: 5706243 (1998-01-01), Mori
patent: 5708620 (1998-01-01), Jeong
patent: 5708621 (1998-01-01), Tanoi
patent: 5774653 (1998-06-01), Katevenis
Komatsu Koji
Okada Mikiro
Nelms David
Sharp Kabushiki Kaisha
Tran M.
LandOfFree
Semiconductor memory device capable of page mode or serial acces does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Semiconductor memory device capable of page mode or serial acces, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Semiconductor memory device capable of page mode or serial acces will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-1516365