Static information storage and retrieval – Floating gate – Particular connection
Reexamination Certificate
2006-07-13
2008-08-12
Le, Thong Q (Department: 2827)
Static information storage and retrieval
Floating gate
Particular connection
C365S185290, C365S185220, C365S189090
Reexamination Certificate
active
07411824
ABSTRACT:
A memory cell array has a structure in which a plurality of memory cells connected with word lines and bit lines and connected in series are arranged in a matrix form. A selection transistor selects the word lines. A control circuit controls potentials of the word lines and the bit lines in accordance with input data, and controls write, read and erase operations of data with respect to the memory cell. The selection transistor is formed on a well, and a first negative voltage is supplied to a well, a first voltage (the first voltage≧the first negative voltage) is supplied to a selected word line and a second voltage is supplied to a non-selected word line in the read operation.
REFERENCES:
patent: 5532971 (1996-07-01), Tanaka et al.
patent: 5748538 (1998-05-01), Lee et al.
patent: 6038170 (2000-03-01), Shiba
patent: 6657891 (2003-12-01), Shibata et al.
patent: 6876578 (2005-04-01), Shibata et al.
patent: 6925004 (2005-08-01), Shibata et al.
patent: 2006/0133150 (2006-06-01), Shibata
patent: 2004-192789 (2004-07-01), None
Imamiya Kenichi
Shibata Noboru
Kabushiki Kaisha Toshiba
Le Thong Q
Oblon & Spivak, McClelland, Maier & Neustadt P.C.
LandOfFree
Semiconductor memory device capable of increasing writing speed does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Semiconductor memory device capable of increasing writing speed, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Semiconductor memory device capable of increasing writing speed will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-4012446