Static information storage and retrieval – Floating gate – Particular connection
Reexamination Certificate
2011-04-26
2011-04-26
Le, Thong Q (Department: 2827)
Static information storage and retrieval
Floating gate
Particular connection
C365S185240, C365S185170, C365S230060
Reexamination Certificate
active
07933152
ABSTRACT:
A memory cell array has a structure in which a plurality of memory cells connected with word lines and bit lines and connected in series are arranged in a matrix form. A selection transistor selects the word lines. A control circuit controls potentials of the word lines and the bit lines in accordance with input data, and controls write, read and erase operations of data with respect to the memory cell. The selection transistor is formed on a well, and a first negative voltage is supplied to a well, a first voltage (the first voltage≧the first negative voltage) is supplied to a selected word line and a second voltage is supplied to a non-selected word line in the read operation.
REFERENCES:
patent: 5477495 (1995-12-01), Tanaka et al.
patent: 5532971 (1996-07-01), Tanaka et al.
patent: 5748538 (1998-05-01), Lee et al.
patent: 6031760 (2000-02-01), Sakui et al.
patent: 6038170 (2000-03-01), Shiba
patent: 6657891 (2003-12-01), Shibata et al.
patent: 6690596 (2004-02-01), Hosono et al.
patent: 6791878 (2004-09-01), Jeong
patent: 6801458 (2004-10-01), Sakui et al.
patent: 6862223 (2005-03-01), Lee et al.
patent: 6876578 (2005-04-01), Shibata et al.
patent: 6925004 (2005-08-01), Shibata et al.
patent: 6961268 (2005-11-01), Umezawa
patent: 7212434 (2007-05-01), Umezawa
patent: 7366018 (2008-04-01), Shibata
patent: 2002/0051402 (2002-05-01), Hosono et al.
patent: 2005/0047213 (2005-03-01), Umezawa
patent: 2005/0083735 (2005-04-01), Chen et al.
patent: 2005/0218460 (2005-10-01), Hasegawa et al.
patent: 2005/0243602 (2005-11-01), Umezawa
patent: 2006/0133150 (2006-06-01), Shibata
patent: 09-082922 (1997-03-01), None
patent: 11-045986 (1999-02-01), None
patent: 11-096777 (1999-04-01), None
patent: 2004-192789 (2004-07-01), None
patent: 2005-243211 (2005-09-01), None
Japanese Office Action (with English translation) issued on Feb. 1, 2011, in Japanese Patent Application No. 2005-205950 (5 pages).
Imamiya Kenichi
Shibata Noboru
Kabushiki Kaisha Toshiba
Le Thong Q
Oblon, Spivak McClelland, Maier & Neustadt, L.L.P.
LandOfFree
Semiconductor memory device capable of increasing writing speed does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Semiconductor memory device capable of increasing writing speed, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Semiconductor memory device capable of increasing writing speed will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2738984