Semiconductor memory device capable of electrically erasing and

Details Semiconductor memory device capable of electrically erasing and Semiconductor memory device capable of electrically erasing and

1995-06-07

1997-11-04

Tsai, Jey

Fishing, trapping, and vermin destroying

437 45, 437 52, H01L 218247, H01L 21265

Patent

active

056839235

ABSTRACT:
A semiconductor memory device and a manufacturing method of the same can effectively prevent deterioration of endurance characteristic which may occur in a data erasing operation, and a drain disturb phenomenon which may occur in a data writing operation. In the semiconductor memory device, an N-type impurity layer 3 is formed on a main surface of a P-type silicon substrate 1 located in a channel region. Thereby, a high electric field is not applied to a boundary region between the N-type impurity layer 3 and an N-type source diffusion region 10 during erasing of data, so that generation of interband tunneling in this region is effectively prevented. Also in this semiconductor memory device, the drain diffusion region 9 has an offset structure in which no portion thereof overlaps the floating gate electrode 5. Therefore, an electric field, which is generated across the floating gate electrode 5 and the drain diffusion region 9 in an unselected cell during writing of data, is weakened, as compared with the prior art, and the drain disturb phenomenon due to F-N tunneling is effectively prevented.

REFERENCES:
patent: 4467453 (1984-08-01), Chiu et al.
patent: 4630085 (1986-12-01), Koyama
patent: 4663645 (1987-05-01), Komori et al.
patent: 4697198 (1987-09-01), Komori et al.
patent: 4763177 (1988-08-01), Paterson
patent: 4804637 (1989-02-01), Smayling et al.
patent: 4868619 (1989-09-01), Mukherjee et al.
patent: 4972371 (1990-11-01), Komori et al.
patent: 5017505 (1991-05-01), Fujii et al.
patent: 5119165 (1992-06-01), Ando
patent: 5141886 (1992-08-01), Mori
patent: 5180680 (1993-01-01), Yang
patent: 5262987 (1993-11-01), Kajima
patent: 5278440 (1994-01-01), Shimoji
patent: 5381028 (1995-01-01), Iwasa
patent: 5429966 (1995-07-01), Wu et al.
patent: 5460989 (1995-10-01), Wake
patent: 5472891 (1995-12-01), Komori et al.
patent: 5504022 (1996-04-01), Nakanishi et al.
J. Chen et al., "Subbreakdown Drain Leakage Current in MOSFET," IEEE Electron Device Letters, vol. EDL-8, No. 11, Nov. 1987, pp. 515-517.
N. Ajika et al., "A 5 Volt Only 16 Mbit Flash EEPROM Cell with a Simple Stacked Gate Structure," IEDM Tech. Dig., 1990, pp. 115-118, month unknown.
T. Huano et al., "A MOS Transistor with Self-Aligned Polysilicon Source-Drain," IEEE Electron Device Letters, vol. EDL-7, No. 5, May 1986, 314-316.
M. Shimizu et al., "A Novel Polysilicon Source/Drain Transistor with Self-Aligned Silicidation," 1988 Symposium on VLSI Technology, May 1988, pp. 11-12.
S. Haddad et al., "Degradations Due to Hole Trapping in Flash Memory Cells," IEEE Electron Device Letters, vol. 10, No. 3, Mar. 1989, pp. 117-119.
H. Kume et al.: A Flash Erase EEPROM Cell With An Asymmetric Source and Drain Structure, IEDM 87, 1987, pp. 560-562, no month provided.

Affiliated with

Also associated with

Rating

Semiconductor memory device capable of electrically erasing and does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Semiconductor memory device capable of electrically erasing and , we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Semiconductor memory device capable of electrically erasing and will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-1832582