Static information storage and retrieval – Addressing – Plural blocks or banks
Patent
1994-07-29
1996-10-15
Swann, Tod R.
Static information storage and retrieval
Addressing
Plural blocks or banks
36523005, 36523009, 365220, 365281, 36518905, 365174, 365219, G11C 800
Patent
active
055663710
ABSTRACT:
A dual port random access memory capable of inputting/outputting data bit by bit includes a plurality of memory cell arrays (100a, 100b, 100c, 100d) accessible in parallel, a plurality of data registers (9a, 9b, 9c, 9d) arranged to be connected to memory arrays, and transfer gates (8a', 8b', 8c', 8d') for selectively connecting each of the data registers to one memory array in response to a destination designating signal. The transfer gate includes elements (T1, T2) for connecting the data registers and the memory arrays such that each of the plurality of memory arrays is connected to different data registers. Each of the data registers is capable of transferring data of one row of the memory array at one time. The data register is capable of serially inputting and outputting data. This structure enables rearrangement of data and transfer of data row by row between memory arrays in the memory device.
REFERENCES:
patent: 4450560 (1984-05-01), Conner
patent: 4562555 (1985-12-01), Ouchi et al.
patent: 4628480 (1986-12-01), Floyd
patent: 4636986 (1987-01-01), Pinkham
patent: 4758747 (1988-07-01), Young et al.
patent: 4766593 (1988-08-01), Cates
patent: 4771285 (1988-09-01), Agrawal et al.
patent: 4817054 (1989-03-01), Banerjee et al.
patent: 4855954 (1989-08-01), Turner et al.
patent: 4891794 (1990-01-01), Hush et al.
patent: 4930108 (1990-05-01), Sugiyama
patent: 4937788 (1990-06-01), Harade
patent: 4964076 (1990-10-01), Schurk
patent: 4974199 (1990-11-01), Verbanets, Jr. et al.
patent: 4984214 (1991-01-01), Hiltebeitel et al.
patent: 4987559 (1991-01-01), Miyauchi et al.
patent: 4995003 (1991-02-01), Watanabe et al.
patent: 5001671 (1991-03-01), Koo et al.
patent: 5028821 (1991-07-01), Kaplinsky
patent: 5040149 (1991-08-01), Ebihara et al.
patent: 5042013 (1991-08-01), Sato
patent: 5060140 (1991-10-01), Brown et al.
patent: 5097447 (1992-03-01), Ogawa et al.
patent: 5109406 (1992-04-01), Mano e al.
patent: 5115413 (1992-05-01), Sato et al.
Mitsubishi Denki & Kabushiki Kaisha
Peikari J.
Swann Tod R.
LandOfFree
Semiconductor memory device capable of data transfer between mem does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Semiconductor memory device capable of data transfer between mem, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Semiconductor memory device capable of data transfer between mem will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-1254984