Semiconductor memory device and semiconductor device

Static information storage and retrieval – Hardware for storage elements

Patent

Rate now

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Details

257344, 257503, G11C 702

Patent

active

058674187

ABSTRACT:
For each of pads for control clock signals and address signals included in a DRAM, an n type well region is provided, and each n type well region is connected to an upper power supply source only by means of a first lower power supply line. Therefore, compared with the conventional device in which n type wells are connected to each other by a second lower power supply line, current flowing from the resistance element in a p type well to the upper power supply line is reduced. Therefore, damage to the resistance element 8 can be prevented, and surge immunity of the DRAM is increased.

REFERENCES:
patent: 4720737 (1988-01-01), Shirato
patent: 5072271 (1991-12-01), Shimizu et al.
patent: 5235201 (1993-08-01), Honna
patent: 5239197 (1993-08-01), Yamamoto
patent: 5337274 (1994-08-01), Ohji
patent: 5349227 (1994-09-01), Murayama
patent: 5438542 (1995-08-01), Atsumi et al.
patent: 5445436 (1995-08-01), Cheng
patent: 5493142 (1996-02-01), Randazzo et al.

LandOfFree

Say what you really think

Search LandOfFree.com for the USA inventors and patents. Rate them and share your experience with other people.

Rating

Semiconductor memory device and semiconductor device does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Semiconductor memory device and semiconductor device, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Semiconductor memory device and semiconductor device will most certainly appreciate the feedback.

Rate now

     

Profile ID: LFUS-PAI-O-1123535

  Search
All data on this website is collected from public sources. Our data reflects the most accurate information available at the time of publication.