Semiconductor memory device

Details Semiconductor memory device Semiconductor memory device

2011-08-23

2011-08-23

Ho, Hoai V. (Department: 2827)

Static information storage and retrieval

Floating gate

Particular biasing

Reexamination Certificate

active

08004903

ABSTRACT:
A semiconductor memory device includes a memory cell array and a sense amp circuit. The memory cell array includes bit lines connected to memory cells operative to store first logic data and second logic data smaller in cell current than the first logic. The sense amp circuit has a clamp transistor operative to clamp a bit line voltage. The sense amp circuit is operative to detect data in a selected memory cell via the clamp transistor and the bit line. The sense amp circuit is operative to read data from the selected memory cell in at least the two of first and second read cycles while a control voltage is applied to a gate of the clamp transistor. Different control voltages are applied to the gate of the clamp transistor in the first and second read cycles.

REFERENCES:
patent: 6097638 (2000-08-01), Himeno et al.
patent: 6982904 (2006-01-01), Shiga
patent: 7023736 (2006-04-01), Cernea et al.
patent: 08-077787 (1996-03-01), None
patent: 10-228792 (1998-08-01), None
patent: 11-167800 (1999-06-01), None
patent: 2000-76882 (2000-03-01), None
patent: WO 2004/029975 (2004-04-01), None

Affiliated with

Also associated with

Rating

Semiconductor memory device does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Semiconductor memory device, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Semiconductor memory device will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-2745260