Semiconductor memory device

Details Semiconductor memory device Semiconductor memory device

1994-01-13

1995-01-03

LaRoche, Eugene R.

Static information storage and retrieval

Interconnection arrangements

365 51, G11C 506

Patent

active

053792483

ABSTRACT:
A plurality of bit line signal IO lines L1, /L1 . . . Ln and /Ln are arranged on a memory cell array. These bit line signal IO lines are arranged to cross respective bit lines BL1, /BL1, . . . BLn and /BLn, and are connected to the corresponding bit lines, respectively. Each bit line signal IO line has an end extended to an end, in a direction perpendicular to the bit line, of a memory cell array, and is coupled at the end to a bit line peripheral circuit. Although bit line peripheral circuits could be arranged only at upper and lower ends of the bit lines in the prior art, the bit line peripheral circuits can be arranged also at the ends of the bit line signal IO lines in the invention. This can increase a degree of freedom in a layout for the bit line peripheral circuits, and thus the bit line peripheral circuits can be dispersedly arranged in a larger area.

REFERENCES:
patent: 4367540 (1983-01-01), Shimohigashi
patent: 4418399 (1983-11-01), Sakurai
patent: 4542486 (1985-09-01), Anami et al.
patent: 4748591 (1988-05-01), Itoh et al.
patent: 4829484 (1989-05-01), Arimoto et al.
patent: 4866676 (1989-09-01), Crisp et al.
patent: 4896294 (1990-01-01), Shimizu et al.
patent: 4926385 (1990-05-01), Fujishima et al.
patent: 4958316 (1990-09-01), Ochii et al.
patent: 4985867 (1991-01-01), Ishii et al.
patent: 5014241 (1991-05-01), Asakura et al.
patent: 5091887 (1992-02-01), Asakura
Y. Kohno et al., "A 14-ns 1-Mbit CMOS SRAM with Variable Bit Organization", IEEE Journal of Solid State Circuits, vol. 23, No. 5, Oct. 1988, pp. 1060-1066.
T. Wada et al., "A 34-ns 1-Mbit CMOS SRAM Using Triple Polisilicon", IEEE Journal of Solid-State Circuits, vol. 22, No. 5, Oct. 1987, pp. 727-732.
M. Yoshimoto et al., "A Divided Word-Line Structure in the State RAM and its Application to a 64K Full CMOS RAM", IEEE Journal of Solid-State Circuit, vol. SC-18, Oct. 1983, pp. 479-485.
T. Hirose et al., "A 20ms 4Mb CMOS SRAM with Hierarchical Word Decoding Architecture", 1990 IEEE International Solid-State Circuit Conference, Feb. 15, 1990.
K. Itoh, "Trends in Megabit DRAM Circuit Design", IEEE Journal of Solid-State Circuits, vol. 25, No. 3, Jun. 1990, pp. 778-789.

Affiliated with

Also associated with

Rating

Semiconductor memory device does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Semiconductor memory device, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Semiconductor memory device will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-2216205