Static information storage and retrieval – Addressing – Sync/clocking
Patent
1999-10-29
2000-11-07
Nguyen, Viet Q.
Static information storage and retrieval
Addressing
Sync/clocking
36523006, 36523008, 36518901, 36518905, 36518907, G11C 700
Patent
active
061446165
ABSTRACT:
A semiconductor memory device operating in synchronism with a clock includes an address latch&comparator part latching a first address signal associated with a write command and comparing the first address signal with a second address signal associated with a read command. A write data buffer part holds a data signal associated with the write command. The data signal held in the write data buffer part is read as a data signal requested by the read command when the first and second address signals coincide with each other.
REFERENCES:
patent: 5511024 (1996-04-01), Ware et al.
patent: 5749086 (1998-05-01), Ryan
patent: 5912847 (1999-06-01), Tamaki
patent: 5917760 (1999-06-01), Millar
patent: 5917772 (1999-06-01), Pawlowski
patent: 5966343 (1999-10-01), Thurston
"Revolutionary SRAM Architecture and New ZBT (Zero Bus Turnaround) Product Family".
"128K.times.36 Bit Pipelined BurstRAM Synchronous Fast Static RAM",Motorola Semiconductor Technical Data, pp. 1-2.
Sato Kotoku
Suzuki Takaaki
Fujitsu Limited
Nguyen Viet Q.
LandOfFree
Semiconductor memory device does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Semiconductor memory device, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Semiconductor memory device will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-1648227