Static information storage and retrieval – Addressing – Plural blocks or banks
Patent
1993-05-21
1995-04-25
Popek, Joseph A.
Static information storage and retrieval
Addressing
Plural blocks or banks
36523006, G11C 700
Patent
active
054105129
ABSTRACT:
A semiconductor memory device includes a silicon chip and sub-arrays formed in the chip. In each of the sub-arrays, memory cells arranged in a matrix form, word lines provided for respective rows of each of the sub-arrays, and bit lines provided for respective columns of each of the sub-arrays are arranged. Further, in the chip, amplifier groups for amplifying data read out from the memory cells are arranged for the respective sub-arrays. Amplifiers connected to respective bit lines are provided in the amplifier groups and the amplifiers each have a function of continuously holding data read out from the memory cell.
REFERENCES:
patent: 4701885 (1987-10-01), McElroy
patent: 5121354 (1992-06-01), Mandalia
patent: 5241510 (1993-08-01), Kobayashi
patent: 5251180 (1993-10-01), Ohshima
patent: 5257235 (1993-10-01), Miyamoto
N. Kushiyama et al, "500 Mbyte/sec Data-Rate 512 Kbits.times.9 DRAM Using a Novel I/O Interface," 1992 Symposium on VLSI Circuits Digest of Technical Papers 7-4, pp. 66-67, dated Jun. 4, 1992.
Furuyama Tohru
Kushiyama Natsuki
Noji Hiroyuki
Ohshima Shigeo
Sakurai Kiyofumi
Kabushiki Kaisha Toshiba
Popek Joseph A.
Zarabian A.
LandOfFree
Semiconductor memory device does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Semiconductor memory device, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Semiconductor memory device will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-1572685