Static information storage and retrieval – Addressing – Plural blocks or banks
Patent
1998-04-16
2000-07-04
Phan, Trong
Static information storage and retrieval
Addressing
Plural blocks or banks
365 51, 365 63, 365207, G11C 800, G11C 502, G11C 506, G11C 702
Patent
active
060848162
ABSTRACT:
A semiconductor memory device includes a memory cell array having memory cells arranged in rows and columns. Bit lines are coupled to the memory cells in corresponding columns and word lines are arranged to be substantially orthogonal to the bit lines, each word line coupled to the memory cells in a corresponding row. The memory cell array is divided into an odd number of sub-arrays which are spaced apart from each other in the word line direction. No bit lines and no memory cells are formed in the spaces between the sub-arrays.
REFERENCES:
patent: Re33694 (1991-09-01), McElroy
patent: 5097440 (1992-03-01), Konishi et al.
patent: 5253203 (1993-10-01), Partovi et al.
patent: 5255231 (1993-10-01), Oh
patent: 5276650 (1994-01-01), Kubota
patent: 5327375 (1994-07-01), Harari
patent: 5357478 (1994-10-01), Kikuda et al.
patent: 5513142 (1996-04-01), Arimoto et al.
patent: 5544113 (1996-08-01), Kirihata et al.
patent: 5546349 (1996-08-01), Watanabe et al.
patent: 5586078 (1996-12-01), Takase et al.
patent: 5636158 (1997-06-01), Kato et al.
patent: 5671188 (1997-09-01), Patel et al.
patent: 5822268 (1998-10-01), Kirihata
Kabushiki Kaisha Toshiba
Phan Trong
LandOfFree
Semiconductor memory device does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Semiconductor memory device, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Semiconductor memory device will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-1492525