Static information storage and retrieval – Addressing – Sync/clocking
Patent
1992-06-12
1994-05-17
LaRoche, Eugene R.
Static information storage and retrieval
Addressing
Sync/clocking
365190, 365203, G11C 800
Patent
active
053134346
ABSTRACT:
A semiconductor memory device having a plurality of memory cells disposed in the form of a matrix with column switch circuits and an address transition detecting circuit. The column switch circuits are each provided for each of said bit line pairs with their one end connected to a corresponding bit line pair and their other end connected to a data line pair for changing the potential difference between the lines of the data line pair according to the potential difference between the lines of the corresponding bit line pair. Each switch circuit is selectively activated according to a column address decoder signal and an output pulse signal of the address transition detecting circuit.
REFERENCES:
patent: 4636991 (1987-01-01), Flannagan et al.
patent: 4712197 (1987-12-01), Sood
patent: 5047984 (1991-09-01), Monden
LaRoche Eugene R.
NEC Corporation
Yoo D. Hyun
LandOfFree
Semiconductor memory device does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Semiconductor memory device, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Semiconductor memory device will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-882698