Static information storage and retrieval – Addressing – Sync/clocking
Patent
1993-09-29
1995-01-10
Yoo, Do Hyun
Static information storage and retrieval
Addressing
Sync/clocking
36518912, 365240, G11C 804
Patent
active
053813782
ABSTRACT:
A semiconductor memory circuit includes a memory cell array for storing data, and a bit structure selection circuit for performing a data transfer between the memory cell array and an external device by constructing the data in units of one bit or in units of two bits. The bit structure selection circuit includes a selector for selectively modifying a phase of a first clock signal and a second clock signal in response to a mode signal, and shift register for modifying a shift width of a memory selection signal in response to the first clock signal and the second clock signal supplied through the selector.
REFERENCES:
patent: 4907203 (1990-03-01), Wada et al.
patent: 4943947 (1990-07-01), Kobayashi
patent: 4987559 (1991-01-01), Miyauchi et al.
patent: 5222047 (1993-06-01), Matsuda et al.
patent: 5260905 (1993-11-01), Mori
patent: 5265063 (1993-11-01), Kogure
patent: 5285409 (1994-02-01), Hwangbo et al.
IBM Technical Disclosure Bulletin; Memory Architecture with Flexibility In Bit-Wide Outputs, vol. 31, No. 12, May 1989, pp. 174-175.
NEC Corporation
Yoo Do Hyun
LandOfFree
Semiconductor memory device does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Semiconductor memory device, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Semiconductor memory device will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-855898