Semiconductor memory device

Active solid-state devices (e.g. – transistors – solid-state diode – Gate arrays – With particular power supply distribution means

Reexamination Certificate

Rate now

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Details

C257SE23179

Reexamination Certificate

active

08035135

ABSTRACT:
To facilitate counting of memory cells in failure analysis, without limiting the arrangement of memory cells or increasing the number of processes. A memory cell array region3in which memory cells3aare formed in a repetitive pattern is formed on a semiconductor substrate2. Power supply wirings4aand ground wirings4bin a predetermined layer formed on the memory cell array region3are vertically and horizontally arranged in the form of a gird to correspond to the arrangement of the memory cells3aat least in the memory cell array region3.

REFERENCES:
patent: 5119169 (1992-06-01), Kozono et al.
patent: 6278148 (2001-08-01), Watanabe et al.
patent: 6306745 (2001-10-01), Chen
patent: 7514795 (2009-04-01), Nishimura
patent: 7557398 (2009-07-01), Ota
patent: 7786566 (2010-08-01), Tomotani
patent: 7811880 (2010-10-01), Shuy
patent: 2006/0226462 (2006-10-01), Ota
patent: 03-165556 (1991-07-01), None
patent: 2003-68986 (2003-03-01), None

LandOfFree

Say what you really think

Search LandOfFree.com for the USA inventors and patents. Rate them and share your experience with other people.

Rating

Semiconductor memory device does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Semiconductor memory device, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Semiconductor memory device will most certainly appreciate the feedback.

Rate now

     

Profile ID: LFUS-PAI-O-4289222

  Search
All data on this website is collected from public sources. Our data reflects the most accurate information available at the time of publication.