Static information storage and retrieval – Addressing – Sync/clocking
Reexamination Certificate
2008-12-03
2010-12-28
Phung, Anh (Department: 2824)
Static information storage and retrieval
Addressing
Sync/clocking
C365S189070
Reexamination Certificate
active
07859939
ABSTRACT:
A semiconductor memory device includes a clock input unit configured to receive a first clock and a second clock from the external. The memory device further includes a frequency conversion unit configured to convert a frequency of the second clock so that the frequency of the second clock becomes identical to a frequency of the first clock, a phase comparison unit configured to compare a phase of the first clock with that of a clock outputted from the frequency conversion unit, and output a comparison signal corresponding to the comparison result, a logic level change unit configured to change a logic level of a training information signal when a logic level of the comparison signal is fixed for a given time after being changed, and a signal transfer unit configured to transfer the training information signal to the external.
REFERENCES:
patent: 6000022 (1999-12-01), Manning
patent: 6768698 (2004-07-01), Kono
patent: 1020030080534 (2003-10-01), None
Notice of Allowance issued from Korean Intellectual Property Office on Jan. 26, 2010.
Cho Joo-Hwan
Joo Yong-Suk
Hynix / Semiconductor Inc.
IP & T Group LLP
Phung Anh
LandOfFree
Semiconductor memory device does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Semiconductor memory device, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Semiconductor memory device will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-4160892