Semiconductor memory device

Details Semiconductor memory device Semiconductor memory device

2007-11-26

2009-12-01

Nguyen, Dang T (Department: 2824)

Static information storage and retrieval

Floating gate

Particular connection

C365S230060, C365S205000

Reexamination Certificate

active

07626862

ABSTRACT:
A semiconductor memory device comprises a memory cell array having a hierarchical word line structure including main word lines and sub-word lines; a main word driver for driving a non-selected main word line to high and for driving and activating a selected main word line to low; and a sub-word driver having a PMOS transistor whose gate is connected to the main word line for selectively activating the sub-word line corresponding to the selected main word line. The memory cell array is divided into a plurality of areas which is controlled such that a high level of each main word line is set to a first boost voltage in a predetermined area including the selected main word line, and a high level of each main word line is set to a second boost voltage lower than the first boost voltage in the other area.

REFERENCES:
patent: 5982701 (1999-11-01), Eto
patent: 7075852 (2006-07-01), Dono et al.
patent: 7184538 (2007-02-01), Kobayashi et al.
patent: 2005/0105322 (2005-05-01), Kobayashi et al.
patent: 2005/0105372 (2005-05-01), Kanda
patent: 2005/0169083 (2005-08-01), Riho et al.
patent: 2005/0270889 (2005-12-01), Sekiguchi et al.
patent: 10-112181 (1998-04-01), None
patent: 2005-135461 (2005-05-01), None
patent: 2005-158223 (2005-06-01), None

Affiliated with

Also associated with

Rating

Semiconductor memory device does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Semiconductor memory device, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Semiconductor memory device will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-4147882